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ABSTRACT 
At present,  the relat ionship be tween  fault  coverage 
of LSl circuit tests  and the tested product  quality is 
not sat isfactor i ly  understood.  Reported work on 
integrated circuits predicts, for an acceptab le  field 
reject  rate, a fault coverage that is too high (99 per- 
cent or higher).  This fault coverage is diff icult to 
achieve for LSl circuits. 
This paper proposes a model of fault distribution 
for a chip. The number of faults on a defective chip is 
assumed to have a Poisson density for which the 
average value is determined through exper iment  on 
actual chips. The procedure,  which relates the model 
to the chip being studied, is simple; one or more 
fabr icated chip lots must be tested by a few prelim- 
inary test  patterns.  Once the model is character ized,  
the required value of fault coverage can be easily 
determined for any given field reject  rate.  The main 
advantage of such a model  is that it adapts itself to 
the various character is t ics  of the chip ( technology,  
feature  size, manufactur ing environment,  etc.)  and the 
fault model (e.g., stuck-type faults). As an example, 
the technique was applied to an LSl circuit; real ist ic 
results were obtained.  
1. INTRODUCTION 
Tests for a large LSI circuit consist of patterns, 
applied to the input pins, that exercise either some 
or all circuit functions. Certain funct ions have 
faults that may be sensit ive to data patterns, but in 
most cases, for practical reasons, tests cannot use 
exhaust ive data patterns. Therefore, even though 
the circuit passes the tests, there is no guarantee 
that the circuit is fault-free. Thus, there is a need 
for determining how well a test can isolate a faulty 
circuit. 
Fault coverage obtained from a fault simulator is 
a commonly used criterion for judging the quali ty of 
tests. Since most present-day fault simulators can 
simulate only the single stuck-type faults, fault cov- 
erage usually refers to the percentage of these 
faults detected by the tests. Faults on an actual LSI 
chip, however, are caused by physical defects, such 
as shorts or breaks in metall ization or diffusion 
runs, shorting of the substrate with metall ization or 
diffusion, etc. [1]. Although many of these physical 
faults can be detected by tests that detect the sin- 
gle stuck-type faults, it is diff icult to determine 
which faults may have been left undetected [1-3]. 
Also, the detection of mult iple stuck-type faults is 
not assured by the single-fault  tests [4, p. 21]. 
Since stuck-type faults represent only a portion 
of all possible faults, the coverage of stuck-type 
faults can only be regarded as a figure of merit for 
the tests. In this paper, we try to answer the ques- 
tion: how is this figure of merit related to the qual- 
ity of the tested product? The desired value of the 
Single stuck-type fault coverage would depend, of 
course, on circuit implementat ion, technology, 
manufacturing environment, and the required quali ty 
level of the tested product. 
As a rule, test designers attempt to provide as 
close to lO0-percent  fault coverage as possible. 
However, test development and test appl icat ion 
costs increase very rapidly as we approach this 
goal. In reality, a large circuit may have redundan- 
cies that make the testing of certain faults impossi- 
ble or irrelevant. Locating redundancies is a tedi- 
ous process for which no automatic method is avail- 
able. If complete design verif ication could be 
achieved, the undetected faults could be ignored as 
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redundan t .  However ,  no sa t i s fac to ry  me thod  of gen- 
e ra t ing  such  tests  is known.  
All fau l ts  do not occu r  wi th  the  same f requency .  
The re la t ive  f r equency  of o c c u r r e n c e  d e p e n d s  on 
the techno logy ,  des ign rules, p roduc t i on  env i ron-  
ment, etc. The eva lua t ion  of tests,  there fore ,  shou ld  
cons ide r  these  factors .  The me thod  desc r i bed  in 
th is  pape r  is based  on a mode l  of faul t  d i s t r ibu t ion  
for the chip.  D is t r ibu t ion  pa rame te r s  are deter -  
m ined  e x p e r i m e n t a l l y  by exam in i ng  an ac tua l  ch ip  
p roduc t i on  lot. An ana lys i s  then g ives the va lue of 
fau l t  cove rage  requ i red  for a g iven qua l i t y  ( f ie ld 
re jec t  rate [5])  of the tes ted  ch ips .  A p rev ious  
a t t emp t  [5]  was  based  on a more res t r i c t i ve  mode l  
for fau l t  d i s t r ibu t ion .  It p r o d u c e d  sa t i s fac to ry  
resu l ts  for ch ips  w i th  high y ie ld  ( t yp i ca l l y  SSI and 
MSI) but  f au l t - cove rage  va lues  for la rger  ch ips  wi th  
l ower  y ie ld were  too pess im is t i c .  Our  ana lys i s  is 
not res t r i c ted  to ch ips  of any pa r t i cu la r  t ype  or size, 
and can be app l i ed  to all sca les  of in tegra t ion .  
2. D E F I N I T I O N S  
A Chip area 
D o Defect  dens i t y  
f Faul t  cove rage  
m Number  of fau l ts  cove red  by tes ts  
n N u m b e r  of fau l ts  p resen t  on a 
ch ip  
n o Average  number  of fau l ts  on a 
de fec t i ve  ch ip  
nav Average  numbe r  of fau l ts  on a 
ch ip  
N Tota l  number  of poss ib le  fau l ts  
on a ch ip  
p ( n )  P robab i l i t y  of exac t l y  n fau l ts  
be ing p resen t  on a ch ip  
P(f)  Probab i l i t y  of a ch ip  be ing found 
fau l ty  when tes ted  to a faul t  cov-  
e rage f 
qk(n) Probab i l i t y  of de tec t i ng  exac t l y  k 
fau l ts  when the ch ip  has n fau l ts  
p resen t  
r ( f )  Field re jec t  rate for fau l t  cover -  
age f 
y Y ie ld  of ch ips  (p robab i l i t y  of a 
m a n u f a c t u r e d  ch ip  be ing good)  
Ybg(f) Probab i l i t y  of a fau l ty  ch ip  be ing 
tes ted  as good  when the faul t  
cove rage  of tes ts  is f 
,~ A p a r a m e t e r  d e p e n d i n g  on the  
va r iance  of D o 
3 .  S T A T I S T I C A L  M O D E L  
Assume  that  an in teg ra ted  c i rcu i t  ch ip  has n 
faul ts.  A l though a ch ip  can have severa l  t ypes  of 
faul ts,  we a s s u m e  that  they  are equ iva len t  to n 
s i ng le - s tuck  type  faults.  In o ther  words ,  the faul ts  
p resen t  on the ch ip  can be de tec ted  by tests  that  
de tec t  n s t uck - t ype  faults.  Fur ther  assume  that  the 
y ie ld of good ch ips  is y, and that  the number  of 
faul ts,  n, on a fau l ty  ch ip  has a Poisson d is t r ibu t ion  
([6], p. 156): 
(no - 1 ) n - t  - (no - l )  
p(n) = ( l - - y )  e 
( n - - l ) !  
n = 1,2,3 .... 
p (0) = y,  
(1) 
where  n o is the average  number *  of fau l ts  on a 
fau l ty  chip. In the above  express ion ,  the Poisson 
dens i ty  func t ion  was  sh i f ted to the r ight  by one unit, 
s ince  it was  used for the p robab i l i t y  of the number  
of fau l ts  on a de fec t i ve  chip,  i.e., n ~ 0, 
n = 1 , 2 , 3 , . . -  From (1), the average  number  of 
faul ts  is ob ta ined  as 
nay = ~ n p ( n ) = ( 1 - - y ) n  0.  (2) 
n = O  
Indeed,  the number  of te rms  in th is summat ion  
shou ld  be equa l  to the m a x i m u m  number  of fau l ts  
N. In prac t ice ,  however ,  the value of n o is much 
sma l le r  than the m a x i m u m  number  of faul ts,  and the 
use of the inf in i te sum, wh ich  a l l ows  a s imp le  result ,  
is numer i ca l l y  qui te  accura te .  The d is t r ibu t ion  of 
faul ts,  as given by (1), is cha rac te r i zed  by the two  
pa ramete rs ,  y and n o . 
Further,  we assume  that  the  y ie ld y of the ch ip  is 
known,  at least  app rox ima te l y .  In fact, y ie ld of 
i n teg ra ted  c i rcu i t s  has been w ide ly  s tud ied  in the 
past  [7 -12] .  The fo l l ow ing  fo rmu la  is of ten used for 
ca l cu la t i ng  ch ip  y ie ld [1 1,12]: 
1 
y =( I_ t_XDoA ) x (3) 
Note that the parameter n o is different from the average 
number of physical defects (DoA), which is used for 
calculating chip yield. In a high-density circuit, a physical 




A = ch ip  area, 
D o = ave rage  numbe r  of de fec ts  per  unit area, and 
D 2 X = va r i ance  of D O . 
The p a r a m e t e r s  D O and X can be d e t e r m i n e d  e i ther  
e x p e r i m e n t a l l y  [10] ,  or f r o m '  resu l ts  on ch ips  
m a n u f a c t u r e d  by the same p rocess i ng  sys tem.  
The es t ima t ion  of the r ema in i ng  pa ramete r ,  n o , 
wi l l  be d i s c u s s e d  later. 
4.  P R O B A B I L I T Y  OF I S O L A T I N G  A 
F A U L T Y  C H I P  
A s s u m e  that  the  to ta l  numbe r  of poss ib le  fau l ts  
on a ch ip  is N, w h e r e  N > >  n o . We test  these  
ch ips  by the tes ts  that  de tec t  m faul ts.  Faul t  cover -  
age is then f = m / N .  Let qk(n)  be the  p robab i l i t y  
of de tec t i ng  exac t l y  k fau l ts  when a ch ip  has n 
fau l ts  p resen t  on it. 
An exp ress i on  for q k ( n )  may be ob ta ined  by an 
ana logy  to the  s ta t i s t i c i an ' s  game  of se lec t i ng  a bal l  
f rom an urn. V isua l i ze  N bal ls,  one c o r r e s p o n d i n g  
to each  poss ib l e  fault .  Of these,  exac t l y  n are 
b lack,  r ep resen t i ng  the  ac tua l  fau l ts  on the chip.  
The rema in ing  N--n  bal ls  are wh i te  and s imp l y  
rep resen t  the  s i tes of fau l ts  that  are not p resent .  
Each faul t  cove red  by the  tes ts  is v i ewed  as one 
bal l  se lec ted  w i thou t  r e p l a c e m e n t  f rom the urn. 
Then qk(n )  is the p robab i l i t y  of d raw ing  exac t l y  k 
b lack  ba l ls  in m se lec t i ons  and is g iven by the 
h y p e r g e o m e t r i c  dens i t y  func t ion  ([6], pp. 43 -44 ) :  
N m n  
qk (n)  -- (4) 
The p robab i l i t y  of pass ing  the  chip,  hav ing n faul ts,  
as good, is 
(N;n) 
qo(n )  = - -  - -  ( l - - f )  n , (5) 
whe re  f = m / N  is the  faul t  cove rage  of tests.  The 
above  a p p r o x i m a t i o n  is qu i te  accu ra te  for 
n -<< ~ / N ( 1 - - f ) / f  , and it wi l l  be used in the  fo l low-  
ing ana lys is .  For la rger  va lues  of n, a be t te r  
c l o s e d - f o r m  exp ress ion  is der i ved  in the  Append ix ,  
whe re  the a c c u r a c y  of (5) is a lso d i scussed .  
S ince the number  of fau l ts  n on a bad ch ip  is a 
random number ,  the p robab i l i t y  (or y ie ld )  of a bad 
ch ip  be ing tes ted  good,  is g iven by 
N 
Ybg( f )  = ~_# qo(n )  p ( n )  . (6) 
n=l  
Subs t i t u t i ng  f rom (1) and (5), and s imp l i f y ing ,  we  
get  
Ybg(f ) ~-~ ( 1 - - f ) ( 1 - - y ) e  - ( n ° - l ) f  (7) 
The f ield re jec t  rate r ( f )  is de f ined  as the  rat io  of 
the number  of bad ch ips  tes ted  good  to the  number  
of all ch ips  that  are tes ted  good  [5]. There fore ,  
r ( f  ) = Ybg(f ) / [y -FYbg( f  )] . 
and by subs t i t u t i ng  f rom (7), we ob ta in  
r ( f )  ( 1 - - f ) ( 1 - - y ) e - ( n ° - l ) f  
= (8) 
y -t- ( 1 - - f ) ( 1 - - y ) e  - ( n ° - l ) f  " 
Figure 1 shows  a p lot  of (8) for two  d i f fe ren t  y ie lds ,  
y = 0 . 8 0  and 0.20. In each case two  curves  
c o r r e s p o n d i n g  to n o =  2 and 10 are d rawn.  The 
graph i l lus t ra tes  the d e p e n d e n c e  of tes t  resu l ts  on 
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FAULT COVERAGE,f 
Fig. 1 Field reject rate for two chips with yields of 80 
percent and 20 percent. 
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say, for an MSI chip.  If we wish  to test  the ch ip  for 
a f ield re jec t  rate be low  0.5 percent ,  the faul t  cover-  
age shou ld  be 95 pe rcen t  for n o = 2 or 38 pe rcen t  
for n o =  10. S imi lar ly ,  for a y ie ld  of 20 pe rcen t  
(wh ich  is c loser  to LSI), one wou ld  requ i re  a faul t  
cove rage  of 99 pe rcen t  or 63 pe rcen t  d e p e n d i n g  on 
w h e t h e r  n o is taken  as 2 or 10. In tu i t ive ly ,  we 
wou ld  expec t  a sma l le r  ch ip  to have fewer  fau l ts  
than a la'rger chip.  Thus one might  have a sma l le r  
va lue of n o for MSI ch ips  and a h igher  va lue for LSI 
ch ips.  A h igher  va lue of n o , however ,  requ i res  a 
lower  faul t  cove rage  for a g iven f ie ld re jec t  rate, 
i nd i ca t ing  tha t  for LSI ch ips ,  a re la t ive ly  l ower  faul t  
cove rage  might  be adequa te .  As po in ted  out  ear l ier ,  
the pa rame te r  n o not only d e p e n d s  on the ch ip  size, 
but may a lso be a func t ion  of t echno logy ,  des ign 
rules, p rocess ing  env i ronment ,  etc. We wil l ,  there-  
fore, use an e x p e r i m e n t a l  p r o c e d u r e  for de te rm in i ng  
th is  parameter .  
5. D E T E R M I N A T I O N  OF n o 
Cons ide r  the f rac t ion of ch ips  re jec ted  by tes ts  
hav ing a faul t  cove rage  f .  This f ract ion is equa l  to 
the fo l l ow ing  p robab i l i t y :  
P ( f ) =  1 - - y  -- Y b g ( f ) .  
Subs t i t u t i ng  f rom (7), we get  
P ( f  ) = (1 - - y ) [1 - - (1 - - f  ) e - (n ° - l ) f  ] . (9) 
For a g iven chip,  the  y ie ld y can be ca l cu la ted  f rom 
(3). To de te rm ine  n o , we star t  w i th  a set of test  pat-  
te rns  that  need not have a high faul t  coverage.  
These  pa t te rns  are eva lua ted  on a faul t  s imu la to r  in 
the same order  as they  wou ld  be app l i ed  to the 
chip. A cumu la t i ve  faul t  cove rage  as a func t ion  of 
the number  of test  pa t te rns  is ob ta ined .  Next,  the 
pa t te rns  are used for tes t ing  ch ips  be ing p r o d u c e d  
in the p rocess ing  l ine. A ch ip  is re jec ted  at the  f i rst  
pa t te rn  it fai ls. A su f f i c ien t l y  large number  of ch ips  
(say 100 to 200)  are tes ted  so that  the cumu la t i ve  
f rac t ion of re jec ted  ch ips  can be p lo t ted  as a func-  
t ion of the faul t  coverage.  The ca l cu la ted  y ie ld  P ( f )  
as c o m p u t e d  from (9), is a lso p lo t ted  on the same 
graph for var ious  va lues  of n o . The va lue of n o 
c loses t  to the  e x p e r i m e n t a l  curve  is se lec ted  for 
use in the  ca lcu la t ion  of the requ i red  faul t  coverage.  
Expe r i ence  has shown that  in LSI test ing,  a large 
p ropor t ion  of ch ips  is re jec ted  by the f irst few test  
pat terns.  Thus, a graph of the f rac t ion  of re jec ted  
ch ips  and P ( f )  exh ib i t s  a s teep ly  r is ing s t ra igh t - l i ne  
behav io r  near the or ig in.  The e x p e r i m e n t a l  va lue  of 
th is  s lope  can a lso be used for de te rm in i ng  n o , 
s ince f rom (9) 
p , ( f )  d P ( f )  _ ( l _ y ) [ l _ F ( l _ f ) ( n o _ l ) ] e - ( n o - 1 ) f  
d f  
and 
P ' (0 )  = (1 - - y )n  o . (10)  
Not ice  that  the s lope  P ' (0)  is equa l  to the average  
number  (nay) of fau l ts  as given by (2). One can 
de te rm ine  an e x p e r i m e n t a l  va lue of P'(O) by app ly -  
ing a re la t i ve ly  smal l  number  of test  pa t te rns  to the 
ch ips.  Also, when the y ie ld  is not known,  
n o ~-- P'(O) can be used as an es t imate .  Not ice  that  
P'(O) wi l l  be a c lose  a p p r o x i m a t i o n  for n o for low 
y ie ld ch ips.  Since, for a nonzero  y ie ld,  P ' (0)  < n o , 
using P'(O) in p lace  of n o wi l l  g ive a pess im is t i c  (or 
safe)  va lue  of fau l t  coverage.  In Fig. 1, a lower  
va lue of n o means  a h igher  fau l t  coverage  for a 
g iven f ie ld re jec t  rate. 
An e x a m p l e  using the p rocedu res  for de te rm in -  
ing n o as ou t l i ned  here wi l l  be given in a later  sec-  
t ion. 
6. D E T E R M I N A T I O N  OF THE R E Q U I R E D  
F A U L T  C O V E R A G E  
Once n o has been eva lua ted  for a chip, the 
requ i red  faul t  cove rage  for any spec i f i ed  f ie ld re jec t  
rate can be c o m p u t e d  from (8). It is, however ,  not 
very conven ien t  to so lve (8) for f .  If the requ i red  
f ie ld re jec t  rate is r, then from (8), we get 
( 1 - - r ) ( 1 - - f ) e  - (n ° - l ) f  
y = (11)  
r _ F ( l _ r ) ( l _ f ) e - ( n o - 1 ) f  • 
The resul t  is p lo t ted  in Figs. 2, 3, and 4 for 
r = 0 . 0 1 , 0 . 0 0 5 a n d  0.001,  respec t i ve ly .  Faul t  cover-  
age can be easi ly  ob ta ined  from these  graphs.  For 
examp le ,  if the f ield re jec t  rate was  spec i f i ed  as one 
in a t housand ,  i.e., r = 0 . 0 0 1 ,  then from Fig. 4, for 
y ie ld,  y = 0.3 and n o = 8, the faul t  coverage  shou ld  
be about  85 percent .  
7. E X A M P L E  
As an examp le ,  cons ide r  an LSI chip con ta in ing  
about  25 ,000  t rans i s to rs  for wh ich  test  pa t te rns  had 
been eva lua ted  on the LAMP faul t  s imu la to r  [13].  
Resul ts  used here were  ob ta ined  from tes t ing  
wafers  on the Fa i rch i ld  Sent ry  test  sys tem [14].  
Y ie ld  for th is  ch ip  was  es t ima ted  to be about  7 per-  
cent.  The test  pa t te rn  number ,  on wh ich  the ch ip  
f irst fa i led,  was  recorded .  The cumu la t i ve  number  
of fa i l ing  ch ips  as a func t ion  of the faul t  coverage  is 
shown in Tab le  1. The p r o c e d u r e  for ob ta in ing  the 
ent r ies  in th is  tab le  can be unders tood  by examin -  
ing the f irst l ine. Af ter  the in i t ia l iza t ion sequence ,  
on the  f irst pat tern  at wh ich  the tes te r  s t robed  the 
ch ip  output ,  113 of 277 (i.e., 41 pe rcen t )  ch ips  
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Fig. 2 Fault coverage required for a field reject rate of Fig. 4 Fault coverage required for a field reject rate of 
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Fig. 3 Fault coverage required for a field reject rate of 
1 - in-200. 
th is  pa t te rn  was  ob ta ined  as 5 percent .  The resu l ts  
of Tab le  1 are p lo t ted  in .Fig. 5, whe re  a fami l y  of 
curves,  P(f)  versus  f for n o =  1 th rough  12, is a lso 
p lo t ted.  The e x p e r i m e n t a l  po in ts  c lose ly  match  the  
curve  Cor respond ing  to n o =  8. Also, if we app rox i -  
mate  the  s lope  of P(f)  at the  or ig in f rom the data in 
the  f i rst  l ine in Tab le  1, we get  
P ' ( 0 ) = 0 . 4 1 / 0 . 0 5 = 8 . 2 .  From (10), n o =  8 .2 /0 .93  
= 8.8 .  
T A B L E  1 
Resul t  of Chip Test  
Y ie ld  _~ 0.07 
Tota l  n u m b e r  of ch ips  = 277 
Faul t  Cove rage  
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Tak ing  n o = 8, we no t i ce  f rom Fig. 2 tha t  for a 1 
pe rcen t  f ie ld re jec t  rate, the  faul t  cove rage  shou ld  
be abou t  80 percent .  As Fig. 4 ind ica tes ,  the  fau l t  
cove rage  shou ld  be imp roved  to 95 pe rcen t  in o rde r  
to ach ieve  a f ie ld re jec t  rate of 1 - i n - l O 0 0 .  
The above  c o n c l u s i o n s  d i f fe r  s i gn i f i can t l y  f rom 
those  ob ta ined  in [5], w h e r e  the f ie ld re jec t  was  
ob ta i ned  as 
r - - - - - ( i - - y ) ( 1 - - f ) .  
From th is  fo rmula ,  for r = O . 0 1 ,  y = 0 . 0 7 ,  we get  
f = 99 pe rcen t  and for r = 0.001,  f = 99.9 percent .  
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Fig. 5 Determination of n o from exper imental  data. 
those  ob ta ined  by the ana lys is  p resen ted  here and, 
in fact,  r ep resen t  a lmos t  unach ievab le  goa ls  for LSI 
c i rcu i ts .  Our ana lys i s  wou ld  have given s im i la r  
resu l ts  for n o = 3  or 4. But n o =  3 or 4 p roduces  a 
P ( f )  versus  f curve  tha t  d i sag rees  s ign i f i can t l y  
wi th  the e x p e r i m e n t a l  resu l t  (Fig. 5). 
If a large ch ip  can be c o n s i d e r e d  to be com-  
posed  of severa l  sma l l e r  ch ips,  the  average  number  
of fau l ts  on a large fau l ty  ch ip  wou ld  be higher.  
Also, for a g iven ch ip  a rea , - one  wou ld  expec t  the 
ave rage  number  of log ica l  fau l ts  to be h igher  for 
g rea te r  c i r cu i t  dens i t y  (e.g., in case  of f ine- l ine  tech-  
nology).  The s t rength  of our mode l  l ies in the 
e x p e r i m e n t a l  p rocess  by wh ich  the mode l  p a r a m e t e r  
(n o ) is de te rm ined  for the  ac tua l  ch ip  be ing s tud ied.  
The faul t  mode l  used in de te rm in ing  the  faul t  cover -  
age (e.g., s t u c k - t y p e  fau l ts )  a lso  in f l uences  the 
va lue of n o . For ins tance,  let us a s s u m e  that  the  
tes ts  tha t  de tec t  s t u c k - t y p e  fau l ts  de tec t  on ly  a few 
ac tua l  fau l t  modes  of the chip.  As the tes ts  are 
app l ied ,  the ch ips  are re jec ted  at a s l ower  rate (Fig. 
5) and we get a sma l le r  va lue  of n o . This means  
(Figs. 2,3,4) that  the  faul t  cove rage  (as measu red  in 
te rms  of s t u c k - t y p e  fau l ts)  shou ld  be h igher .  
8. C O N C L U D I N G  REMARKS 
In add i t ion  to de te rm in i ng  f au l t - cove rage  requ i re -  
ments  for a c h i p - p r o c e s s i n g  line, the t e c h n i q u e  
p resen ted  here, has o ther  a p p l i c a t i o n s  such as the 
p red ic t ion  of the in f luence  of f ine- l ine  t e c h n o l o g y  on 
the tes t ing  p rob lem.  A given c i rcu i t ,  when imp le -  
mented  wi th  f iner des ign rules, o c c u p i e s  a sma l le r  
area. The y ie ld,  la rge ly  d e p e n d e n t  on ch ip  area, 
wou ld  be higher.  In Figs. 2, 3, and 4, a h igher  y ie ld  
i nd i ca tes  a lower  f au l t - cove rage  r e q u i r e m e n t  if n o 
rema ins  f ixed. However ,  when the c i rcu i t  is sh runk  
into f iner features ,  one expec t s  many log ica l  faul ts  
to be p roduced  by a phys ica l  defect .  This 
p h e n o m e n o n  cou ld  resu l t  in a h igher  va lue of n o , 
t he reby  fu r ther  reduc ing  the f au l t - cove rage  requ i re -  
ment.  
In our theory,  we have i n t roduced  a new pa rame-  
ter, n o , the ave rage  number  of fau l ts  on a de fec t i ve  
chip. No a t tempt  has been made to re la te n o to the 
y ie ld.  Y ie ld ,  wh ich  has been ex tens i ve l y  s tud ied  in 
the past, is known to depend  on ch ip  area and 
defec t  dens i ty .  The average  number  of fau l ts  a lso 
depends  on ch ip  area and de fec t  densi ty .  Fur ther  
work  shou ld  es tab l i sh  at least  an emp i r i ca l  re la t ion-  
ship be tween  y ie ld  and ave rage  number  of faul ts.  
S ince comp le t i on  of th is  work ,  we have learned 
of s im i la r  work  be ing pu rsued  e l s e w h e r e  [15].  
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APPENDIX  
Approx imat ions for q o(n) 
Star t ing w i th  equa t ion  (5), 
(A . I )  
( N - - m  ) ( N - - m - - 1 )  . . . ( N - - m - - n - t - I )  
N(N--1)  . . .  (N--n-F1) 
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q o ( n ) =  From [16, p. 55], 1-- 1-- 1+-~-1 + -t- . . . .  . .  
N--m N 
1-- n--1 1-t- n--1 -F - I - . . -  
N--m N 
{on ,n , ,  
qo(n) = 1-- exp 2N(N--m) 
l _mn(n_ l ) ( n_  1_) } 
_ 3 2 
N2(N--m ) 
m-I-1 .. +1__~.. 
~-- 1-- 1 N(N--m) N 2 
Since  lim 
N ~ c o  
1-- (n--1)(m-Fn--1) -i- 
N ( N - m )  
= exp(--x) ,  for l a rge  N, we have 
qo(n) 
m + l  + 1   xo{ 
{ (n--1)(m-l-n--1) -F exp N (N - -m)  
=I,  ]nx 
expS - (m-F1) -t- 2(m-t-2) +"  "Jr (n--1)(m-Fn--1) 
L N(N--m) 
+ 12+22+ • . . + ( n - - l )  2 [ 
N 2 
o 
= 1-- exp N(N--m) 
[ n f = 1-- exp 2N(N--m) 3N " 
Subs t i t u t i ng  f =-~--, and for  la rge N, 
. f n ( n - 1 )  } 
qo(n) ~-- ( l - f )  n exp 2 N ( 1 - - f )  " (A.2) 
Also, 
qo(n) ~ ( l - - f )  n (A.3) 
w h e r e  the  cond i t i on  for the  last  a p p r o x i m a t i o n  is 
n 2 < <  N(1 - - f ) / f .  The va lues  of qo(n), as c o m p u t e d  
f rom (A.1), (A.2), and (A.3) are p lo t ted  in Fig. 6. For 
n ~ 4, al l  th ree  va lues  are the  same.  For la rger  n, 
the  a p p r o x i m a t i o n  (A.2) st i l l  c o i n c i d e s  w i th  the 
exac t  va lue  (A.1). The er ror  of (A.3) is sma l l  but  can 
be not iced.  
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